



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
Kiyoshi Kato	0756-7230	5660
	EXAM	INER
	PRENTY,	MARK V
	ART UNIT	PAPER NUMBER
	2822	
	Kiyoshi Kato	EXAM PRENTY, ART UNIT

DATE MAILED: 09/02/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	·		
Office Action Summary		10/735,717	KATO, KIYOSHI			
		Examiner	Art Unit			
		MARK PRENTY	2822			
Period fo	The MAILING DATE of this communicat or Reply	ion appears on the cove	r sheet with the correspondence a	ddress		
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR CHEVER IS LONGER, FROM THE MAIL nsions of time may be available under the provisions of 37 SIX (6) MONTHS from the mailing date of this communical period for reply is specified above, the maximum statutor re to reply within the set or extended period for reply will, reply received by the Office later than three months after the patent term adjustment. See 37 CFR 1.704(b).	ING DATE OF THIS CO CFR 1.136(a). In no event, howe ation. y period will apply and will expire by statute, cause the application to	OMMUNICATION. ever, may a reply be timely filed SIX (6) MONTHS from the mailing date of this become ABANDONED (35 U.S.C. § 133).	· •		
Status						
1)⊠	Responsive to communication(s) filed o	n 22 <i>June 2005</i> .				
2a)□	· · · · · · · · · · · · · · · · · · ·	This action is non-fin	al.			
3)□						
Disposit	on of Claims					
4)⊠)⊠ Claim(s) <u>1-14 and 17-27</u> is/are pending in the application.					
	4a) Of the above claim(s) is/are withdrawn from consideration.					
5)	5) Claim(s) is/are allowed.					
6)⊠	6)⊠ Claim(s) <u>1,7-14,17 and 20-27</u> is/are rejected.					
7)⊠	')⊠ Claim(s) <u>1-27</u> is/are objected to.					
8)□	Claim(s) are subject to restriction	and/or election require	ment.			
Applicat	on Papers					
9)⊠ The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on <u>16 December 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority ι	ınder 35 U.S.C. § 119					
a)l	Acknowledgment is made of a claim for to All b) Some * c) None of: 1. Certified copies of the priority doc 2. Certified copies of the priority doc 3. Copies of the certified copies of the application from the International see the attached detailed Office action for	uments have been rece uments have been rece ne priority documents ha Bureau (PCT Rule 17.2	ived. ived in Application No ive been received in this Nationa (a)).	ıl Stage		
Attachmen 1) ⊠ Notic	t(s) e of References Cited (PTO-892)	41 🗆	Interview Summary (PTO-413)			
2) 🔲 Notic	Paper No(s)/Mail Date					
. —	 Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 3 of them. Notice of Informal Patent Application (PTO-152) Other: 					

Art Unit: 2822

This Office Action is in response to the response filed on June 22, 2005.

Claims 14 and 27 are identical. Correction is required.

The specification is objected to because "activating layer" (throughout the specification) should read "active layer".

Claims 1-27 are objected to because "activating layer" (at least two occurrences in each of independent claims 1-6 and 17-19) should read "active layer". Claims 13 and 26 are further objected to because "involatile" should read "nonvolatile".

Claims 17, 21, 22 and 24-26 are rejected under 35 U.S.C. 102(b) as being anticipated by United States Patent Application Publication 2002/0179964 to Kato et al. (Kato), cited in the Information Disclosure Statement filed on August 30, 2004.

With respect to independent claim 17, Kato discloses a semiconductor memory element (see the entire reference, including the Fig. 1C disclosure) comprising a semiconductor [active] layer 105 comprising a channel region 102 and one conductive type impurity region 103 (or 104), a first gate insulating film 106, a charge accumulating layer 107, a second gate insulating film 108, and a control gate electrode 109, wherein the semiconductor memory element is formed over a substrate 101 having an insulating surface; wherein the semiconductor [active] layer includes a metal element (see paragraphs [0059-0061]; wherein the channel region is a crystallized polycrystal semiconductor film (see paragraphs [0057-0059]); and wherein a grain boundary of a crystal grain in the polycrystal semiconductor film is flat or formed with a recessed portion.

Claim 17 is thus rejected under 35 U.S.C. 102(b) as being anticipated by Kato.

Art Unit: 2822

With respect to dependent claim 21, Kato active layer 105 is a crystallized polycrystal semiconductor film subjected to a heating treatment and adding the metal element (see paragraphs [0059-0061]).

Claim 21 is thus rejected under 35 U.S.C. 102(b) as being anticipated by Kato.

With respect to dependent claim 22, Kato's metal element is one kind or a plurality of kinds selected from the group consisting of Fe, Ni, Co, Ge, Sn, Pd, Pt, Cu, and Au (see paragraph [0061]).

Claim 22 is thus rejected under 35 U.S.C. 102(b) as being anticipated by Kato.

With respect to dependent claim 24, Kato further discloses a memory cell array in the shape of a matrix (see paragraph [0088]).

Claim 24 is thus rejected under 35 U.S.C. 102(b) as being anticipated by Kato.

With respect to dependent claim 25, Kato's further discloses a ceramic substrate (see paragraph [0058]).

Claim 25 is thus rejected under 35 U.S.C. 102(b) as being anticipated by Kato.

With respect to dependent claim 26, Kato further discloses a nonvolatile memory (see the Fig. 7 disclosure, for example).

Claim 26 is thus rejected under 35 U.S.C. 102(b) as being anticipated by Kato.

Claims 1, 8, 9, 11-14 and 27 are rejected under 35 U.S.C. 102(b) as anticipated by or, in the alternative, under 35 U.S.C. 103(a) as obvious over United States Patent Application Publication 2002/0179964 to Kato et al. (Kato), cited in the Information Disclosure Statement filed on August 30, 2004. Note MPEP §2113.

Art Unit: 2822

With respect to independent claim 1, Kato discloses a semiconductor memory element (see the entire reference, including the Fig. 1C disclosure) comprising a semiconductor [active] layer 105 comprising a channel region 102 and one conductive type impurity region 103 (or 104), a first gate insulating film 106, a charge accumulating layer 107, a second gate insulating film 108, and a control gate electrode 109, wherein the semiconductor memory element is formed over a substrate 101 having an insulating surface; wherein the semiconductor [active] layer includes a metal element (see paragraphs [0059-0061]; wherein the channel region is a polycrystal semiconductor film (see paragraphs [0057-0059]); and wherein a grain boundary of a crystal grain in the polycrystal semiconductor film is flat or formed with a recessed portion.

Thus although claim 1's semiconductor memory device is formed by a different process than Kato (claim 1 recites that the polycrystal semiconductor film is "crystallized by being continuously scanned at least in the same channel region in irradiating a laser beam"), claim 1's semiconductor memory device appears to be the same as or similar to Kato's semiconductor memory device (note Kato's paragraphs [0058-0059]).

Accordingly, as per MPEP §2113, claim 1 is rejected under 35 U.S.C. 102(b) as anticipated by or, in the alternative, under 35 U.S.C. 103(a) as obvious over Kato.

With respect to dependent claim 8, Kato active layer 105 is a polycrystal semiconductor film subjected to a heating treatment and adding the metal element (see paragraphs [0059-0061]).

Claim 8 is thus rejected under 35 U.S.C. 102(b) as anticipated by or, in the alternative, under 35 U.S.C. 103(a) as obvious over Kato.

Art Unit: 2822

With respect to dependent claim 9, Kato's metal element is one kind or a plurality of kinds selected from the group consisting of Fe, Ni, Co, Ge, Sn, Pd, Pt, Cu, and Au (see paragraph [0061]).

Claim 9 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Kato.

With respect to dependent claim 11, Kato further discloses a memory cell array in the shape of a matrix (see paragraph [0088]).

Claim 11 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Kato.

With respect to dependent claim 12, Kato's further discloses a ceramic substrate (see paragraph [0058]).

Claim 12 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Kato.

With respect to dependent claim 13, Kato further discloses a nonvolatile memory (see the Fig. 7 disclosure, for example).

Claim 13 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Kato.

With respect to dependent claims 14 and 27, Kato discloses a semiconductor memory device selected from a game machine, a video camera, a head attaching type display, a DVD player, a personal computer, a portable telephone, and a car audio (see paragraph [0124]).

Art Unit: 2822

Claims 14 and 27 are thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Kato.

Claims 7 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over United States Patent Application Publication 2002/0179964 to Kato et al. (Kato), cited in the Information Disclosure Statement filed on August 30, 2004, together with United States Patent 5,643,826 to Ohtani et al. (Ohtani), cited in the Information Disclosure Statement filed on December 16, 2003.

Claims 7 and 20 depend on independent claims 1 and 17, respectively, which are rejected under 35 U.S.C. 102 and/or 35 U.S.C. 103 in view of Kato (see above). Those rejections are incorporated by reference into this rejection of claims 7 and 20.

The difference, therefore, between claims 7 and 20, and Kato is claims 7 and 20 recite that the metal element's concentration falls in the range of 1 x 10^{16} /cm³ through 5×10^{18} /cm³.

Ohtani teaches providing a metal element crystallization catalyst with a concentration in the range of 1 x 10^{16} /cm³ through 5 x 10^{18} /cm³ (see the entire patent, including the paragraph bridging columns 8 and 9).

It would have been obvious to one skilled in this art to provide Kato's metal element crystallization catalyst with a concentration in the range of 1 x 10^{16} /cm³ through 5 x 10^{18} /cm³ because Ohtani teaches providing metal element crystallization catalysts with that concentration.

Claims 7 and 20 are thus rejected under 35 U.S.C. 103(a) as being unpatentable over Kato together with Ohtani.

Art Unit: 2822

Claims 10 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over United States Patent Application Publication 2002/0179964 to Kato et al. (Kato), cited in the Information Disclosure Statement filed on August 30, 2004, together with United States Patent 5,289,027 to Terrill et al. (Terrill).

Claims 10 and 23 depend on independent claims 1 and 17, respectively, which are rejected under 35 U.S.C. 102 and/or 35 U.S.C. 103 in view of Kato (see above). Those rejections are incorporated by reference into this rejection of claims 10 and 23.

The difference, therefore, between claims 10 and 23, and Kato is claims 10 and 23 recite that the memory element's channel length is 0.01 micron through 2 microns.

Terrill teaches that thin film transistors conventionally have a submicron channel length (see the entire patent, including column 1, lines 35-37, for example).

It would have been obvious to one skilled in this art to provide Kato's transistor with a channel length of 0.01 micron through 2.0 microns because Terrill teaches that transistors conventionally have submicron channel lengths.

Claims 10 and 23 are thus rejected under 35 U.S.C. 103(a) as being unpatentable over Kato together with Terrill.

Claims 2-6, 18 and 19 would apparently be allowable over the prior art of record if amended to overcome the above objection (to "activating layer").

United States Patent Application Publication 2005/0036382 is related to this application.

Art Unit: 2822

Page 8

Registered practitioners can telephone the examiner at (571) 272-1843. Any voicemail message left for the examiner must include the name and registration number of the registered practitioner calling, and the Application/Control (Serial) Number. Technology Center 2800's general telephone number is (571) 272-2800.

Mark V. Prenty